Freescale Semiconductor /MK61F15WS /DDR /CR10

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR10

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TFAW0RESERVED 0TCPD0TRPAB0RESERVED

Description

DDR Control Register 10

Fields

TFAW

Time FAW

RESERVED

Reserved

TCPD

Time Clock Enable to Precharge Delay

TRPAB

TRP All Bank

RESERVED

Reserved

Links

()